Fundamental limits soon may end the decades-long trend in microelectronic computer circuit miniaturization that has led to much technological and economic progress. Nanoelectronic circuits employing new materials, devices and/or fabrication methods face formidable challenges in order to provide alternatives for future microelectronics. A key advance toward overcoming these hurdles is achieved in this work through the construction of a nanoelectronic finite-state machine (nanoFSM) computer using "bottom-up" methods. The nanoFSM integrates both computing and memory elements, which are organized from individually addressable and functionally identical nanodevices, to perform clocked, multi-stage logic. Furthermore, the device density is the highest reported to date for any nanoelectronic system. Advances in logic and design in the nanoFSM are scalable and should enable more extensive nanocomputers.
Significance Statement
Fundamental limits soon may end the decades-long trend in microelectronic computer circuit miniaturization that has led to much technological and economic progress. Nanoelectronic circuits employing new materials, devices and/or fabrication methods face formidable challenges in order to provide alternatives for future microelectronics. A key advance toward overcoming these hurdles is achieved in this work through the construction of a nanoelectronic finite-state machine (nanoFSM) computer using "bottom-up" methods. The nanoFSM integrates both computing and memory elements, which are organized from individually addressable and functionally identical nanodevices, to perform clocked, multi-stage logic. Furthermore, the device density is the highest reported to date for any nanoelectronic system. Advances in logic and design in the nanoFSM are scalable and should enable more extensive nanocomputers.
Abstract
Implementation of complex computer circuits assembled from the bottom up and integrated on the nanometer scale has long been a goal of electronics research. It requires a design and fabrication strategy that can address individual nanometer-scale electronic devices, while enabling large-scale assembly of those devices into highly-organized, integrated computational circuits. We describe how such a strategy has led to the design, construction, and demonstration of a nanoelectronic finite-state machine (nanoFSM). The system was fabricated using a designoriented approach enabled by a deterministic, bottom-up assembly process that does not require individual nanowire registration. This methodology allowed construction of the nanoFSM through modular design employing a multi-tile architecture. Each tile/module consists of two \body It is widely agreed (1, 2) that because of fundamental physical limits, the microelectronics industry is approaching the end of its present Roadmap (1) for the miniaturization of computer circuits based upon lithographically fabricated bulk-silicon transistors. Therefore, much effort has been invested in the nanoelectronics field for the development of novel, alternative, nanometer-scale electronic device and fabrication technologies that could serve as potential routes for ever-denser and more capable systems to enable continued technological and economic advancement (3) (4) (5) (6) (7) (8) (9) (10) (11) (12) (13) (14) (15) (16) (17) . These efforts has yielded simple nanoelectronic circuits (3) (4) (5) (8) (9) (10) (11) (12) (13) (14) (15) (16) (17) ) and more complex circuit systems (6, 7) that employ novel nanomaterials but are not integrated on the nanometer scale. In this regard, building a nanocomputer that transcends the ultimate scaling limitations of conventional semiconductor electronics has been a central goal of the nanoscience field and a long-term objective of the computing industry.
A FSM is a representation for a nanocomputer in that it is a fundamental model for clocked, programmable logic circuits (18, 19) and integrates key arithmetic and memory logic elements. In general, a FSM must maintain its internal state, modify this state in response to external stimuli, and then output commands to the external environment on that basis (18, 19) . A basic state transition diagram for the 2-bit four-state FSM investigated in our work (Fig. 1A) highlights the four binary representations '00', '01', '10', and '11', and the transition from one state to another triggered by a binary input signal, '0' or '1'. Larger, more complex FSMs may be constructed using longer binary representations.
Previous efforts have yielded circuit elements that perform simple logic functions using small numbers of individual nanoelectronic devices (8) (9) (10) (11) (12) (13) (14) (15) (16) (17) , but have fallen far short of demonstrating the combination of arithmetic and register elements required to realize a FSM.
Specifically, integration of distinct functional circuit elements necessitates the capability to fabricate and precisely organize circuit systems that interconnect large numbers of addressable nanometer-scale electronic devices in a readily extensible manner. As a result, implementation of a nanoFSM via bottom-up assembly of individually addressable nanoscale devices has been well beyond the state of the art. Moreover, it represents a general gap between the current single-unit circuits and modular architectures for increasing complex and functional nanoelectronic systems (8, (20) (21) (22) (23) (24) . Below we describe how we overcome the above challenges in design, assembly and circuit fabrication for the realization of a nanoFSM in programmable multi-tile architecture, which also provides a general paradigm for further cascading nanoelectronic systems from the bottom-up.
Results and Discussion
To realize the nanoFSM we adopt a bottom-up compatible strategy using common circuit modules or tiles that are interconnected and programmed for distinct logic functions (21, 22) . This strategy contrasts conventional circuit designs, which require different layouts for the distinct logic elements. Within the context of this bottom-up paradigm our architecture for the nanoFSM interconnects three programmable nanowire tiles (Fig. 1B) . Following fabrication, the common tiles or modules are differentiated by programming with tile-1 programmed to perform arithmetic operations, and tile-2 and tile-3 programmed to function as the register elements for the first and second digits of the state, respectively. Each tile in Fig. 1B consists of two programmable nanowire transistor arrays, where each cross-point in the arrays corresponds to a programmable transistor node having an active (transistor) or inactive (resistor) state. The output of first array serves as the input to the second array such that the two-level NOR structure of each tile can be programmed to yield complete Boolean logic (21, 22) , and thus the necessary arithmetic and register elements of the nanoFSM.
The 3-tile FSM design (Fig. 1B) represents a very substantial step forward in complexity compared to previous work (8) (9) (10) (11) (12) (13) (14) (15) (16) (17) , given the large number of individual nanowires that must be organized in an efficient and scalable manner and the stringent demands on individual logic devices with respect to input and output (I/O) voltage matching and control over threshold voltage variation. It also represents the first experimental implementation of a bottom-up multitile or modular circuit architecture (8, (20) (21) (22) (23) (24) .
We have made a general breakthrough in bottom-up organization by implementing a new deterministic fabrication methodology ( Fig. 1C; Fig. S1 ), which enables for the first time a design-oriented fabrication of the nanoFSM from post-growth nanoscale elements. Our approach involves one initial patterning step with all subsequent steps registered to this initial pattern including the assembly and interconnection of individual nanowire elements in the 3-tile/6-array nanoFSM design. First, discrete periodic anchoring sites are defined based on the 3-tile circuit design ( Fig. 1C, I; Fig. S1 ). Second, nanocombing (25, 26) of germanium/silicon (Ge/Si) core/shell nanowires (27) yields nanowires anchored at each site and aligned along the combing direction ( Fig. 1C, II; Figs. S1A, B and S2). Third, the laterally-periodic arrays of nanowires are trimmed registered to the initially-patterned anchoring sites ( Fig. 1C, III; Figs. S1A, C) . Fourth, electrical contacts are made by registering to the initial anchoring sites (x-axis) and the trimmed length (y-axis) without nanowire registration ( Fig. 1C, IV; Fig. S1D ).
The nanoFSM circuit and chip were completed by deposition of dielectric layers, metal gate-lines, and interconnects to I/O pads for measurements (Materials and Methods). A scanning electron microscope (SEM) image of a crossbar array (Fig. 1D) highlights the high fidelity of the 10 pairs of electrodes with equal 1 µm pitch connecting to each of the well-aligned and periodic nanowires in the array. The high degree of alignment in all arrays prevents crossing of neighboring nanowires, which is critical for achieving uniform gate response at cross-point nodes. Focusing on the overall nanoFSM structure (Fig. 1E) , at least 3-fold increase in the density compared to other post-assembly design strategies (9, 10, 13, 16) . We note that the 10-fold improvement in nanowire alignment and 10-fold reduction in defeat density (e.g., crossing nanowires) by nanocombing (25) compared with typical shear printing assembly methods used previously (16) enable both the increase in circuit density and the multi-tile circuits in this work. Last, regular I/O lines of the nanoFSM (Fig. 1E ) undergo fan-out ( Fig. S3) to yield a ca. 4×4 mm 2 chip with 204 contact pads that mate to a probe card for testing.
The nanoFSM (Fig. 1B) requires extensive intra-and inter-tile signal flows, which require strict I/O voltage matching of the transistor nodes in fabricated 3-tile structures (Fig. 1E) .
In this regard, we have characterized the voltage-out (V out ) versus voltage-in (V in ) characteristics of all of the individual nodes in the nanoFSM configured as inverters (Fig. S4) . Specifically, the The fulfillment of rigorous I/O matching is reflected in the accurate logic flow and matching of the output Q to the input D and clock signal CLK (Fig. S9B) . Moreover, the programmed DFF showed no obvious degradation after 10 h in ambient environment (Fig. S9C) , thus demonstrating robustness and nonvolatility of the programmed tiles.
We have investigated the logic flow and fidelity of the nanoFSM for a variety of C in and CLK sequences by continuously recording A 0 (V) and A 1 (V). First, for a constant control input C in = 1 (Fig. 3A) , the state A 1 A 0 underwent a complete logic circle from 0001101100, with each transition triggered by the CLK rising edge. The capability to fully-control and lock the state by varying C in is shown for t = 38 -190 s. For example, for C in = 0 (t = 38 -55 s), the state A 1 A 0 = 00 was locked and not triggered to the next level at the two consecutive rising edges of CLK (t = ~ 45, 54 s). As the control input changed to C in = 1, the state was unlocked and moved to A 1 A 0 = 01 at the rising edge of CLK (t = ~ 63 s). This high fidelity in the control is shown for all the other states of 01, 10 and 11, which were locked when C in = 0 and continued in the logic loop when C in = 1 (t = 66 -190 s). The robustness of the nanoFSM was further tested by inputting a more irregular control waveform (Fig. 3B) , during which the states were intermittently locked. For example, the lock of the state 01 with C in = 0 (t = 57 -69 s) was followed by a continuous transition from 011011 with C in = 1 (t = 69 -85 s) before the state 11 was locked with C in = 0 (t = 85 -101 s). Similar logic flow is shown for the transition from 000110 (t = 111 -165 s). Overall, the complete logic fidelity and arbitrary state control in these measurements highlight the successful implementation of a cascaded 3-tile nanoFSM circuit.
To investigate the feasibility of extending the number of cascaded tiles, we reprogrammed the circuit to a 2-bit full adder. Because a multi-bit full adder can be realized by serial interconnection of 1-bit full adders (31) (Fig. 4A) , this output from successive interconnected tiles provides a critical measure of capability to extend the cascade. The high yield of transistor nodes capable of I/O matching (Fig. 2B ) was exploited to reprogram the two DFFs of the nanoFSM such that the 2-bit full adder circuit contains a distinct configuration of active nodes (i.e., beyond the minimum changes required to realize the adder logic). In this cascaded 2-tile circuit (Fig. 4B) (Fig. 4C) demonstrates that the complete logic outputs for S 0 , S 1 , C 2 and /C 2 are correct, and that their average logic-1 output voltages 2.43 ± 0.03, 2.39 ± 0.12, 2.34 ± 0.08 and 2.43 ± 0.06 V, respectively, are well-matched (slightly enhanced) relative to the common logic input 1 value, 2.3 V. These results strongly validate the feasibility of implementing >2-bit full adders by cascading a larger number of tiles.
Conclusions
The multi-tile nanoFSM and 2-bit full adder programmable circuits demonstrated above highlight several distinct features compared to previous circuits based on bottom-up-assembled elements (8) (9) (10) (11) (12) (13) (14) (15) (16) (17) . First, the complexity is more than 3-fold in terms of number of devices (180 transistor elements) compared to all the previous work (9) (10) (11) (12) (13) (14) (15) (16) (17) , with the density of devices in the nanoFSM also much greater. This complexity is further enhanced in terms of circuit functionality by incorporation for the first time of both sequential and combinational logic elements. Second, this work provides the first concrete demonstration of tile integration and multiple inter-tile I/O critical to cascaded multi-tile architectures (8, (20) (21) (22) (23) (24) and complex circuits in general. In particular, the successful clocked operation of the nanoFSM required eight inter-tile and intra-tile feedback loops with matched I/O values, as opposed to a maximum of one demonstrated previously in single functional units (14) (15) (16) . Third, instead of using an assembly-limited bottomup fabrication strategy in all previous work (9-16), our high-precision, deterministic, bottom-up methodology has implemented for the first time a design-oriented circuit fabrication strategy that has been so successful in the conventional electronics industry. Taken together, we believe that these results represent a significant leap in scaling-up electronic circuits from the bottom up. Our work suggests strongly that general-purpose nanoprocessors (20) (21) (22) (23) (24) can be realized in the near future.
Materials and Methods
Synthesis of Ge/Si core/shell nanowires. The Ge/Si nanowires were synthesized by the Aunanocluster-catalyzed vapor-liquid-solid method described previously (27) . The growth substrate (Fig. S1A-1 ). The exposed stripes of SiO 2 surface were then functionalized with tetramethylammonium ions by rinsing the substrate in Microposit MF-319 developer for 50 s, followed by washing in deionized water (30 s). This process selectively enhances the SiO 2 -surface affinity to nanowires. The functionalized substrate was then brought into contact with the nanowire-growth substrate at a constant pressure of ~ 5 N/cm 2 , with ~ 40 µL heavy mineral oil (#330760, Sigma-Aldrich) added between the surfaces as lubricant. The growth substrate was moved along the longitudinal direction of the stripes at a constant velocity of ~ 5 mm/s, with the device substrate fixed (Fig. S1A-2) . During this process, the protruding parts of nanowires were effectively anchored to the stripes of SiO 2 surface, with the rest length being drawn out over the resist (combing) surface. The weak interaction between the combing surface and nanowires maximizes the aligning shear force, resulting in the effective alignment of nanowires on the combing surface. The modulated lateral confinement in the anchoring stripes can produce a high yield of single-nanowire anchoring events, resulting in well-aligned and periodic single-nanowire arrays on the resist surface. The heavy mineral oil was then removed by drops of octane along the combing direction. A cleaning method by using acetone vapor was employed for the effective removal of the resist layer underneath the nanowires without disturbing their arrangement.
Fabrication of logic tiles.
A trimming process, which involved sacrificial mask (400 nm PMMA 950-C2) definition by electron-beam lithography and nanowire etching by reactive ion etching (Surface Technology Systems) using SF 6 as etchant gas, was employed to define nanowire arrays with at predefined length ( Fig. S1A-4-6 ). The source and drain contacts of the nanowires were defined by electron-beam lithography followed by the thermal evaporation of metal contacts nanowire assembly is carried out using the deterministic nanocombing technique (S1), with the details described in the Materials and Methods section. The dashed black line indicates the interface between the anchoring sites (blue stripes) and combing surface (yellow, PMMA).
Step 3: The PMMA layer was subsequently removed by acetone vapor without disturbing the nanowire positions. The dashed black line indicates the position of the original interface between the anchoring sites. Steps 4-6: Trimming process to yield deterministic nanowire array. First, a sacrificial mask (400 nm PMMA-C2) was defined and aligned to the anchoring-combing interface (step-4). Second, the unprotected portions of the nanowires were removed by reactive ion etching (step-5). Third, the PMMA mask was then removed in acetone (step-6).
Step 7: The subsequent fabrication of the device arrays. First, source/drain contacts (Cr/Ni 1/40 nm) were defined by mapping sets of contact patterns to the initial anchoring stripe positions without registration to nanowires. This approach contrasts the typical bottom-up electronic circuit fabrication methodology where each nanowire must be individually identified and a contact registered to its position The charge-trapping transistor devices all adopt the same structure as described in the main paper, with the gate line (Cr/Au, 4/65 nm) width 200 nm. First, a trend of reduction in the V c was observed with the decrease of growth temperature for the Ge core (blue dots). Second, for nanowires with the Ge core grown at a fixed temperature of 255 ºC (the ones used for the construction of nanoFSM), the nanocombing and trimming processes involved in device-array fabrication (Materials and Methods) had little effect on V c (0.46 ± 0.52 V, red star), compared to the value (0.33 ± 0.64 V) obtained from analysis of single nanowire devices prepared by solution-dispersion on a substrate (without nanocombing and trimming steps). However, resist removal ( Fig. S1A-3 ) by UV-ozone (120 ºC, 15 s) does result in an increase in the V c (0.75 ± 0.56 V, green diamond), which is unfavorable to I/O matching. Therefore, the resist, which serves as the combing layer, was removed in acetone vapor; this method did not perturb the combed nanowires and did not adversely affect V c . In addition, V c can be reduced further by using Al gate lines (-0.74± 0.55 V, gray circle). (B) Schematic of the resist removal by acetone vapor (Fig. S1A-3) . The programming process starts from block-2. First, all the nanowires (source and drain) in block-1 are applied -V with all the nanowires in block-2 grounded, which maps the entire block-2 to be inactive (A, step-I). Then for the selected node, the nanowire in Block-1 connecting to the gate line of this node is applied V with the corresponding nanowire in Block-2 grounded; the rest nanowires in Block-1 and Block-2 are all applied V/2 (A, step-II). In this manner, a voltage difference V is produced at the selected node in Block-2, with the rest nodes having voltage difference of either V/2 or 0. Therefore, only the selected node is programmed to be active (as shown in B). Similarly, for the subsequent programming of block-1, all the gate lines in block-1 are applied -V with all the nanowires in the tile grounded to map the entire block-1 inactive (A, step-III). Then for the selected node, the corresponding gate line and nanowire are applied V and 0, respectively; the rest gate lines and nanowires in block-1 are applied V/2 with the nanowires in block-2 grounded (A, step-IV). In this way, the selected node is applied a voltage difference of V, with the rest nodes in the entire tile having voltage difference no larger than V/2. Therefore, the selected node in block-1 is programmed to be active, without altering the previously programmed states in block-2 (as shown in C). Note that for multiple nodes to be programmed, the programming can be done sequentially for each gate line, and the multiple nodes sharing the same gate line in the same block can be programmed simultaneously. Logic output from the same circuit after 10 h in ambient environment without reprogramming. The output exhibits no obvious degradation during this time period. Degradation of the output was observed beyond 15 h, which is largely due to changes in individual transistor nodes (e.g., by moisture). We expect that hermetic sealing/passivation of the circuit, which is standard for conventional top-down fabricated circuits, will resolve this issue and substantially improve the long-term stability of our programmable nanowire circuits. 
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